We propose a new gate driver circuit with an improved output pulse using depletion mode amorphous indium gallium zinc oxide thin film transistors. The previous reported gate driver circuit of our group has a weak point. It is that the peak voltage of the output pulse is decreased during the output pulse duration. A peak voltage drop of output pulse is larger by an increase the leakage current of the pull-down transistor as an increase of the threshold voltage (V th ) in the negative direction. Also, a power consumption is increase by that. In this paper, the new gate driver circuit is proposed to solve this weak point. The peak voltage drop of the output pulse of the new gate driver circuit is not occurred as an increase of the pull-down transistor V th in the negative direction. The peak voltage of the output pulse of the previous reported circuit is 27.5 and 26.2 V at the transistor V th of 0.5 and −2.9 V, respectively. However, the peak voltage of the output pulse of the new gate driver circuit is 27.8 and 27.6 V at the transistor V th of 0.5 and −2.9 V, respectively.
I. INTRODUCTION
Amorphous indium gallium zinc oxide thin film transistors (a-IGZO TFTs) are very suitable for applications of active matrix liquid crystal displays (AMLCDs) and active matrix organic light emitting diodes (AMOLEDs) with high resolution and large size, because the a-IGZO TFT has high mobility compared to a-Si:H TFTs [1] , [2] . Also, it is well suited for the integration of gate driver circuits inside display panels like AMLCDs and AMOLEDs. However, a-IGZO TFT has a negative threshold voltage (V th ) very frequently [3] - [9] . Due to the depletion mode characteristics of a-IGZO TFT, many problems arise when driving the gate driver circuit. It is a malfunction and an increase of a power consumption of gate driver circuit. Many papers have been published to solve these problems [10] - [15] . The gate driver circuits for the depletion mode of a-IGZO TFT of the published papers each have weak points. Among them, our previous reported gate driver circuit has a weak point [15] . It is that the peak voltage of the output pulse is decreased during the output pulse duration. A peak voltage drop of output pulse is larger by the leakage current increase of the pull-down transistor as an increase of V th in the negative direction. Also, a power consumption is increase by that. In this paper, we propose a new gate driver circuit to solve the weak point of our previous reported circuit. The peak voltage drop of output pulse of the new gate driver circuit is not occurred as an increase of the pull-down transistor V th in the negative direction. Fig. 1 shows our previous reported gate driver circuit [15] . In this circuit case, the peak voltage value of the output pulse is decrease when the pull-down transistor (T7) V th increases in the negative direction. Also, the power consumption increases. When the Q node voltage of this circuit is bootstrapped, the QB node has the low voltage as VSS. Since the gate-to-source bias (V gs ) of the T7 transistor is almost 0 V, the T7 transistor with a negative V th is not completely turned-off. Therefore, the leakage current of the T7 transistor causes a peak voltage drop of the output pulse and an increase of the power consumption. Fig. 2 driver circuit is added with one capacitor and two CLKLs compared to the previous reported circuit in Fig. 1 . As shown in Fig. 2 (b) , when the Q node voltage is bootstrapped, the QB node goes down to almost the low level as VSSL. Since the V gs of the T7 transistor has a negative value, the T7 transistor with a negative V th is completely turned-off. Therefore, the leakage current of the T7 transistor is very low as off current, so there is almost no a peak voltage drop of the output pulse and an increase of the power consumption. When the Q node voltage is bootstrapped, because C3 capacitor and the gate of the T5 transistor are connected to the Carry n − 1, QB node has almost the low voltage as VSSL by a capacitive coupling effect. To be more specific, at the precharging duration of the Q node, QB node is driven from the high voltage to low voltage as VSS by the T5 transistor. In addition to, the QB node in the new circuit during the bootstrapping duration is driven from the VSS level to the VSSL level by a capacitive coupling effect by the C3 capacitor. During the bootstrapping duration, in order to apply a capacitive coupling effect of the QB node, the QB node must be a floating state. Therefore, the CLKLs pulse is applied to the new gate driver circuit. Even if the QB node is charged by the CLKLs pulse, the multi-output does not occur and the normal operation is performed. The T5 transistor of the proposed circuit in Fig. 1 is turned-off and the capacitive coupling effect of the QB node is done at the same time by Carry n − 1. The capacitive coupling effect must remain in the floating state, but the capacitive coupling effect occurs when the T5 transistor is not turned-off completely, so the QB voltage is not exactly applied to the capacitive coupling effect theory. Therefore, the simulation result for the proposed circuit shows that the QB voltage has dropped to a minimum of −11.5 V. The V gs value of T7 of the circuit in Fig. 1 [15] becomes zero during the output pulse duration as follows in equation (1):
II. NEW GATE DRIVER CIRCUIT AND OPERATION
Therefore, if the V th of the transistor has a negative value, the T7 transistor have a drain current. However, the V gs of T7 transistor of the new proposed circuit in Fig. 2 becomes a negative value during the holding duration as follows in equation (2):
Therefore, even though V th of transistor has negative value, T7 transistor is completely turned-off. Fig. 3 shows the measured and simulated transfer characteristic of the depletion a-IGZO TFT. The transfer characteristics show a threshold voltage of −0.35 V and a field-effect mobility of 31 cm 2 /(V·s). Assuming a video graphics HD (1366 × 768) display panel, we attached a 4 k resistor and a 100 pF capacitor to each output node to emulate the gate line load for the purpose of a simulation. We simulated the last 10 stages in a 768 stages gate driver. The preceding 758 stages were emulated using an equivalent circuit of a resistor and a capacitor [15] . Table 1 shows the design parameters of previous reported circuit and the new circuit. 
III. RESULTS AND DISCUSSION
We used SmartSpice to simulate the driving characteristics and the power consumption for the previous reported circuit and the new circuit. Fig. 4 shows the simulated voltage waveform of the previous reported circuit [15] and the new circuit using the transistors of V th of 0.5 V as a non-depletion mode. In this case, the peak voltage of the output pulse of the previous reported circuit and the new circuit has 27.5 V and 27.8 V respectively. There is almost no a peak voltage drop compared to CLK input voltage of 28 V. However, Fig. 5 shows the simulated voltage waveform of the previous reported circuit [15] and the new circuit using the transistors of V th of −2.9 V as a depletion mode. In the depletion mode case, the peak voltage of the output pulse of the previous reported circuit and the new circuit has 26.2 V and 27.6 V respectively. The peak voltage of the output pulse of the previous reported circuit using the transistors of V th of −2.9 V as a depletion mode is decreased by 1.3 V than using the transistors of V th of 0.5 V as a non-depletion mode. almost occurred. Even if the output pulse voltage is dropped, the proposed circuit and the previous reported circuit [15] operate normally at V th = -6.7 V. Fig. 6 shows a peak voltage drop of the output pulse of the previous reported circuit and the new circuit according to an increase of transistor V th in the negative direction. In the case of the previous reported circuit, the peak voltage of the output pulse decreases very much as the transistor V th increases in the negative direction. However, the new circuit does not reduce the peak voltage of the output pulse. During the output duration of the new circuit, the QB node goes down to almost the low level as VSSL. Therefore, the V gs of the T7 transistor has a negative value, the T7 transistor with a negative V th is completely turned-off. Therefore, the leakage current of the T7 transistor is almost zero, so there is almost no a peak voltage drop of the output pulse. Fig. 7 shows an increase of the power consumption of the previous reported circuit and the new circuit according to an increase of transistor V th in the negative direction. Fig. 7 shows that the power consumption of the circuit in [15] and the new circuit is almost the same in the range of −3 to 3 V of V th . The difference between the two circuits in terms of the power consumption is the voltage charging method of the QB node. The QB node in the circuit in [15] is charged by the VDD. This circuit has the power consumption due to leakage current in two steps of a pre-charging duration and a bootstrapping duration. However, the QB node in the new circuit is charged by the CLK (CLKB) and CLKL (CLKLB). The new circuit has only the power consumption due to leakage current in one step of a pre-charging duration. During the low voltage of the QB node in the new circuit, the power consumption increases due to the added CLKL (CLKLB), whereas the leakage current only flows in one step, so the power consumption decreases. Also, as the low voltage of the QB node of the new circuit is lower, the power consumption is reduced by reducing the leakage current of the T7 transistor during the bootstrapping duration. Whereas, there is an increase in the power consumption for the higher bootstrapping Q node voltage and the wider QB node voltage swing range. To compare the power consumption as the V th range, we normalized based on the value of V th = 3 V [15] . The new circuit maintain the almost same normalized value at −3 to 3 V of V th range when compared to the results of the previous reported circuit. However, the new circuit has the lower normalized value of the power consumption at V th = −5 V when compared to the previous reported circuit. The new circuit can maintain the power consumption within 7.2 times of the normal value if −5 V of the V th of the a-IGZO transistors. It is because that the leakage current of the pull-down transistor of the new circuit is reduced. In this paper, the new gate driver circuit has fairly the improved output characteristics of the peak voltage of the output pulse and the lower power consumption at the depletion mode.
IV. CONCLUSION
We propose a new gate driver circuit with an improved output pulse for depletion mode a-IGZO TFTs. The peak voltage of the output pulse of the previous reported circuit is 27.5 V and 26.2 V at the transistor V th of 0.5 V and −2.9 V, respectively. However, the peak voltage of the output pulse of the new gate driver circuit is 27.8 V and 27.6 V at the transistor V th of 0.5 V and −2.9 V, respectively. There is no almost decrease in the peak voltage as an increase V th in the negative direction. the new circuit has the lower normalized value of the power consumption at V th = −5 V when compared to the previous reported circuit. The new circuit can maintain the power consumption within 7.2 times of the normal value if −5 V of the V th of the a-IGZO transistors. It is because that the leakage current of the pull-down transistor of the new circuit is reduced. In this paper, the new gate driver circuit has fairly the improved output characteristics of the peak voltage of the output pulse and the lower power consumption at the depletion mode. VOLUME 7, 2019 313
